CLAN - A CAN 2.0B Protocol Controller for Research Purposes

TL;DRAbstract

The CLAN intellectual property core is a CAN 2.0b controller developed at the Electronics and Telecommunications Department of the University of Aveiro, for research and educational purposes and in particular with the aim of providing the adequate hardware support to implement and validate higher layer protocols such as TTCAN or FTT- CAN.It was modelled at RTL level using the VHDL hardware description language, synthesized, implemented and tested on Xilinx FPGAs. However, the model is technology independent and can be synthesized for different implementation technologies from FPGAs to ASICs. The CLAN IP core fully implements the CAN 2.0B spacification and it includes also a syncronous parallel microprocessor interface, interrupt generation logic and some advanced features, such as message filtering, single shot transmission and extended error and statistics logs. The data bus width can be 8, 16 or 32 bits wide. For aplications where a microprocessor interface is not needed or a differe

Chat with Paper

AI Agents for this Paper