Section Code Task Model for Heterogenous Processor In Real Time System
2014 · Figshare · 0 citations
https://doi.org/10.6084/m9.figshare.1041580
Claim or correct this author profile
Claim this profile or suggest corrections to the name, affiliation, bio, photo, or paper titles. Approved changes appear as verified CitedEvidence overlays.
2
Papers
0
Citations
0
h-index
0
i10-index
Jestin Rajamony Jestin Rajamony is an academic researcher. The author has contributed to research in topics: Embedded Systems and FPGA Design.
Click to start Chat